
PIC18F46J11 FAMILY
DS39932D-page 72
2011 Microchip Technology Inc.
IPR1
PIC18F2XJ11
PIC18F4XJ11
1111 1111
uuuu uuuu
PIR1
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu(3)
PIE1
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
RCSTA2
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
OSCTUNE
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
T1GCON
PIC18F2XJ11
PIC18F4XJ11
0000 0x00
uuuu uxuu
RTCVALH
PIC18F2XJ11
PIC18F4XJ11
0xxx xxxx
0uuu uuuu
RTCVALL
PIC18F2XJ11
PIC18F4XJ11
0xxx xxx
0uuu uuuu
T3GCON
PIC18F2XJ11
PIC18F4XJ11
0000 0x00
uuuu uxuu
TRISE(5)
—
PIC18F4XJ11
---- -111
---- -uuu
TRISD(5)
—
PIC18F4XJ11
1111 1111
uuuu uuuu
TRISC
PIC18F2XJ11
PIC18F4XJ11
1111 1111
uuuu uuuu
TRISB
PIC18F2XJ11
PIC18F4XJ11
1111 1111
uuuu uuuu
TRISA
PIC18F2XJ11
PIC18F4XJ11
111- 1111
uuu- uuuu
ALRMCFG
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
ALRMRPT
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
ALRMVALH
PIC18F2XJ11
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
ALRMVALL
PIC18F2XJ11
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
LATE(5)
—
PIC18F4XJ11
---- -xxx
---- -uuu
LATD(5)
—
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
LATC
PIC18F2XJ11
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
LATB
PIC18F2XJ11
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
LATA
PIC18F2XJ11
PIC18F4XJ11
xxx- xxxx
uuu- uuuu
DMACON1
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
DMACON2
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
HLVDCON
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
—
PIC18F4XJ11
00-- -xxx
uu-- -uuu
—
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
PORTC
PIC18F2XJ11
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
PORTB
PIC18F2XJ11
PIC18F4XJ11
xxxx xxxx
uuuu uuuu
PORTA
PIC18F2XJ11
PIC18F4XJ11
xxx- xxxx
uuu- uuuu
SPBRGH1
PIC18F2XJ11
PIC18F4XJ11
0000 0000
uuuu uuuu
TABLE 5-2:
INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
Register
Applicable Devices
Power-on Reset,
Brown-out Reset,
Wake From
Deep Sleep
MCLR Resets
WDT Reset
RESET
Instruction
Stack Resets
CM Resets
Wake-up via WDT
or Interrupt
Legend: u
= unchanged, x = unknown, - = unimplemented bit, read as ‘0’, q = value depends on condition.
Note 1:
When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the TOSU, TOSH and TOSL are
updated with the current value of the PC. The STKPTR is modified to point to the next location in the
hardware stack.
2:
When the wake-up is due to an interrupt and the GIEL or GIEH bit is set, the PC is loaded with the
interrupt vector (0008h or 0018h).
3:
One or more bits in the INTCONx or PIRx registers will be affected (to cause wake-up).
4:
See Table 5-1 for Reset value for specific condition.
5:
Not implemented for PIC18F2XJ11 devices.
6:
Not implemented on "LF" devices.